Skip to main content

FSM 101 in Mealy state

Author : Kishore Papisetty
fsm style : mealy fsm

verilog code for the sequence detector 101 in mealy state

  module fsm_101(clk,rst,x,z);
input clk,rst,x;
output z;
reg [1:0]pstate,nstate;
reg z;
  always@(x,pstate)
case(pstate)
2'd0:
if(x==1'd1)
begin
nstate<=2'd1;
z<=1'd0;
end
else
begin
nstate<=2'd0;
z<=1'd0;
end
2'd1:
if(x==1'd0)
begin
nstate<=2'd2;
z<=1'd0;
end
else
begin
nstate<=2'd1;
z<=1'd0;
end
2'd2:
if(x==1'd1)
begin
nstate<=2'd1;
z<=1'd1;
end
else
begin
nstate<=2'd0;
z<=1'd0;
end
endcase
  always@(posedge clk)
begin
if(rst==1'd0)
pstate<=2'd0;
else
pstate<=nstate;
end
  endmodule



//TEST BENCH//

`timescale 1ns / 1ps

module fsm_tb;

reg clk;
reg rst;
reg x;

wire z;

fsm_101 uut (
.clk(clk),
.rst(rst),
.x(x),
.z(z)
);

initial begin

clk <=1'd0;
rst <=1'd0;
x <=1'd0;
#100;
        rst<=1'd1;
 #100 x<=1'd1;
 #100 x<=1'd0;
 #100 x<=1'd1;
 #100 x<=1'd1;
 #100 x<=1'd0;
 #100 x<=1'd0;
 #100 x<=1'd1;
 #100 x<=1'd1;
 #100 x<=1'd0;
 #100 x<=1'd0;
 #100 x<=1'd1;
 #100 x<=1'd0;
 #100 x<=1'd1;
 #100 x<=1'd1;
 #100 x<=1'd0;
 #100 x<=1'd1;
 #100 x<=1'd1;
 #100 x<=1'd0;
 #100 x<=1'd0;
 #100 x<=1'd0;
 #100 x<=1'd1;
 end
 always #50 clk <= !clk;



   
endmodule



WAVE FORM ;



Comments

Post a Comment

Popular posts from this blog

Gray code counter in VHDL

Author : Kishore Papisetty code : VHDL Gray code is the code with only bit transition between adjacent words. The direct description of Gray counter is based on the equation extraction from the truth table. Such solution of n bit counter demands 2^(n-2). product terms. Implementation may be difficult for greater width of counter. The alternative is using of auxiliary bit. The design was based on the Auxiliary bit generation. vhdl code for the gray counter library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity gray_counter is     Port ( clk : in  STD_LOGIC;            rst : in  STD_LOGIC;            gray_code : out  STD_LOGIC_VECTOR (3 DOWNTO 0)); end gray_counter; architecture Behavioral of gray_counter is signal count:STD_LOGIC_VECTOR(3 DOWNTO 0):="0000"; begin process(clk) begin if(rst='1') then count <= "0000"; elsif(rising_edge(clk)) then count<=count+"
Post a Comment
Read more

VHDL code for a 3-bit binary to thermometer converter

Author : Kishore Papisetty Platform : Xilinx code : VHDL //bit binary to thermometer converter// library IEEE; use IEEE.STD_LOGIC_1164.ALL; use ieee.numeric_std.all; entity bin2therm2bit is                 port (                                 binary_input : in std_logic_vector (1 downto 0);                                 therm_output : out std_logic_vector (6 downto 0)                 ); end bin2therm6bit; architecture Behavioral of bin2therm6bit is begin                 process (binary_input)                 begin                                 label1 : case binary_input is                                                 when "000" => therm_output <= "0000000";                                                 when "001" => therm_output <= "0000001";                                                 when "010" => therm_output <= "0000011";                                              
Post a Comment
Read more