Author : Kishore Papisetty
verilog code for full adder
module fulladder(
output sum,
output carry,
input a,
input b,
input c
);
assign sum = a^b^c;
assign carry = (a&b)|(b&c)|(c&a);
endmodule
verilog code for full adder
module fulladder(
output sum,
output carry,
input a,
input b,
input c
);
assign sum = a^b^c;
assign carry = (a&b)|(b&c)|(c&a);
endmodule
Comments
Post a Comment