Author : Kishore Papisetty fsm style : mealy fsm verilog code for the sequence detector 101 in mealy state module fsm_101(clk,rst,x,z); input clk,rst,x; output z; reg [1:0]pstate,nstate; reg z; always@(x,pstate) case(pstate) 2'd0: if(x==1'd1) begin nstate<=2'd1; z<=1'd0; end else begin nstate<=2'd0; z<=1'd0; end 2'd1: if(x==1'd0) begin nstate<=2'd2; z<=1'd0; end else begin nstate<=2'd1; z<=1'd0; end 2'd2: if(x==1'd1) begin nstate<=2'd1; z<=1'd1; end else begin nstate<=2'd0; z<=1'd0; end endcase always@(posedge clk) begin if(rst==1'd0) pstate<=2'd0; else pstate<=nstate; end endmodule //TEST BENCH// `timescale 1ns / 1ps module fsm_tb; reg clk; reg rst; reg x; wire z; fsm_101 uut (
This is the blog where you can find the verilog/vhdl code. we are here give the best results in coding what ever you want. had a look the page regularly and follow me for new codes if you need any new code we are here to help you. just give a comment below we can help you a maximum.
Comments
Post a Comment